jobs in the wild.

📍 Location: Bengaluru 💼 Experience: 8+ Years 🏛️ Domain: Analog / Mixed-Signal Verification 📩 Interested candidates can share their resume: kirti@mpowerelyte.com We are looking for an experienced AMS Verification Lead with strong expertise in Analog/Mixed-Signal Verification, SystemVerilog, UVM, and Real Number Modeling (RNM) to lead verification activities for complex mixed-signal IPs. 🔹 Key Responsibilities: -Lead end-to-end verification of Analog amp; Mixed-Signal (AMS) IPs.Develop verification plans, test strategies, and testbenches. -Build and maintain SystemVerilog/UVM-based verification environments. -Develop and verify Real Number Models (RNM) for analog blocks. -Verify analog-digital interactions and mixed-signal functionality. -Drive functional coverage, debug failures, and achieve coverage closure. -Collaborate closely with Analog Design, Digital Design, and SoC Verification teams. -Manage verification schedules, technical deliverables, and team coordination. -Drive regression execution and verification sign-off. -Mentor verification engineers and provide technical leadership. 🔹 Required Skills ✅ Strong experience in AMS Verification ✅ Hands-on expertise in SystemVerilog amp; UVM ✅ Strong experience with Real Number Modeling (RNM) ✅ Knowledge of ADC, DAC, PLL, Oscillator, LDO and other mixed-signal blocks ✅ Experience in functional coverage, debugging, and regression management ✅ Familiarity with AMS simulation tools and verification methodologies ✅ Experience leading verification activities or mentoring engineers 🔹 Preferred Skills: -Cadence Virtuoso / AMS Designer or equivalent AMS verification toolsSystemVerilog-AMS and analog behavioral modelingSemiconductor IP / SoC verification experiencePython / Tcl scripting for verification automation 🎯 Ideal Candidate: A hands-on AMS Verification Lead who can own verification planning, testbench development, RNM, simulation, debugging, coverage closure, and final verification sign-off while effectively coordinating with cross-functional design teams. 📩 Interested candidates can share their updated CV / profile. #Hiring #AMSVerification #MixedSignal #AnalogVerification #VerificationLead #SystemVerilog #UVM #RNM #RealNumberModeling #Semiconductor #VLSI #ASIC #SoC #ICDesign #AnalogDesign #DigitalVerification #Cadence #VerificationEngineer #BengaluruJobs #BangaloreJobs #TechJobs #SemiconductorJobs